# High-speed low-power 2D DCT Accelerator

EECS 6321 Yuxiang Chen, Xinyi Chang, Song Wang Electrical Engineering, Columbia University Prof. Mingoo Seok

## **Project Goal**

**Project Goal** 

- Execute a full VLSI design flow from RTL design to place and route with custom standard cell.
- Demonstrate a low power design methodology using standard tool flows

Steps

- Matlab implementation of DCT algorithm utilizing
- RTL Implementation of DCT and Approximate Adder, tested using matlab generated random inputs.
- Approximate Adder Physical Layout with standard cell dimensions
- Synthesize/post-synthesize RTL to gate level netlist. Measured delay and power
- APR with IBM 130nm standard cell and APPROX\_ADDER cell.
- Fixed DRC errors. LVS Free.

#### Methodology Overview



#### DCT with Loeffler Algorithm

$$y(k) = w(k) \sum_{n=1}^{N} x(n) \cos\left(\frac{\pi}{2N} \left(2n-1\right)(k-1)\right), \quad k = 1, 2, \dots, N, \qquad w(k) = \begin{cases} \frac{1}{\sqrt{N}}, & k = 1, \\ \sqrt{\frac{2}{N}}, & 2 \le k \le N, \end{cases}$$

#### **Loeffler Algorithm**

- Number of multiplications reach the theoretical low limit.
- 4 Stages
- MultAddSub Blocks



[1]M. Jridi and A. Alfalou,

# Canonical signad digit (CSD) range on the second s

#### TABLE I 8-POINT DCT FIXED COEFFICIENT REPRESENTATION

#### • Signed representation containing the fewest number of nonzero bits

- Effective way to carry out constant multiplier for DCT.
- Number of additions and subtractions will be minimized.
- Identified common elements in CSD constant coefficients and shared required resource

 $X = 2^a \pm 2^b \pm 2^c \pm ....$ 

CSD

Real value	Decimal	Natural binary	Partial products	CSD	Partial products		
$cos \frac{3\pi}{16}$	106	01101010	4	+0-0+0+0	4		
$sin\frac{3\pi}{16}$	71	01000111	4	0+00+00-	3		
$cos \frac{\pi}{16}$	126	01111110	6	+00000-0	2		
$sin\frac{\pi}{16}$	25	00011001	3	00+0-00+	3		
$cos \frac{6\pi}{16}$	49	00110001	3	0+0-000+	3		
$sin \frac{6\pi}{16}$	118	01110110	5	+000-0-0	3		
$\sqrt{(2)}$	181	10110101	5	+0-0-0+0+	5		
Total Partial products			30	23			

#### **RTL Block Diagram for DCT-1**



#### RTL Block Disarsm for DCT\_?



• Data feeds every 19 cycles

## Semi-custom Approximate Adder





- Removal of some series connected transistors will facilitate faster charging/discharging of node capacitances.
- Complexity reduction by removal of transistors also aids in reducing dynamic power .
- Use approximate FA cells only in LSBs , thus ensuring that the final output quality does not degrade too much
- Measure the output quality using MSE (mean square error)

[3] V. Gupta, D. Mohapatra, A. Raghunathan and K. Roy

approximate adder

## **Design Compiler**

- Combine scx3\_cmos8rf\_lpvt\_tt\_1p2v\_25c.db and cmrf8sf\_custom.db to synthesize the whole design
- Set\_don't\_touch our customized cell approximate adder
- Use the smallest driven cell INVXLTS for all the inputs to get the maximum optimization

#### **Netlist Simulation**

• Simulate the function and timing in modelsim

4	:testbench:clk	1																					
- 🕎	:testbench:reset	0										1		1				1					1.
🗉 🔷	testbench:x1	-59	(	87	-99	24	-59	53	<u>[</u> -3	-93	(-90								11	(-57	59	22	<u>65</u>
🗉 🔶	testbench:x2	46	(	-32	101	93	46	101	(-16	-96	(41								18	(59	.84	-96	<u> </u> -120
± 🔶	testbench:x3	-95	(	-125	-100	2	-95	-125	118	23	-48								-43	(-6	-119	-50	.78
± 🔶	testbench:x4 :	-117	{	1	1-110	-28	-117	-70	104	46	-102								-8	-87	(-111	-43	105
± 🔶	testbench:x5 :	-81		-113	77	116	-81	61	(-90	62	[-5								-116	81	(-75	-92	
± 🔶	testbench:x6	-18		90	-36	-94	-18	33	(-3	-46	-59								94	-89	112	14	<u> </u> -80
😐 🔶	:testbench:x7	-100	(	-25	89	-98	(-100	59	-118	42	115								90	-109	-86	-24	.51
😐 🥠	testbench:x8 :	-86	(	-89	124	72	-86	99	-124	-8	97								115	72	(119	-15	(5
•	testbench:y1	z				U								(-88	-41	79	19	-15	-136	-105	-16		
H 🔶	:testbench:y2	z	_											-20	55	81	127	31	-89	-16	X-79 🐰		
± 🔶	testbench:y3	z												12	-133	10	<u>-4</u>	(-31	X 93 🛛	-27	22		
± 🔶	testbench:y4	z												7	88	.82	75	∭-19	X187 (	107	-119		
± 🐴	testbench:y5	z												-81	-41	151	152	-65	7	-17	-89		
± 🔶	:testbench:y6	z					-							-14	1 119	-136	17	18	<u>  113   </u>	104	-45		
•	testbench:y7	z												0	204		-36	<u>  </u> 30	56 (	105	-56		
😐 🥠	testbench:y8	z					-							15	4 -62	(39	42	127	(-38 (-	41	54		
•	:testbench:matlab1	x												-92	-45	73	18	(-12	-135 (-	110 [-	18		
H 🔶	:testbench:matlab2	x												-15	46	85	123	31	-86 -	14 - (-	.77		
± 🔶	:testbench:matlab3	x												8	-130	(10	-6	(-25	93 -	25	21		
± 🔶	testbench:matlab4	x												6	90	-84	76	(-19	184 [1	08 -	119		
± 🔶	testbench:matlab5	x												-69	-44	154		.69	7 -	21 -	90		
± 🔶	:testbench:matlab6	x												-142	118	-134	17	15	117 [1	08 -	-41		
•	:testbench:matlab7	x												-1	200	-39	-34	23	52 1	05 [-	-54		
•	:testbench:matlab8	x												148	-62	(39	42	124	-38 (	42 5	53		
<b>H</b>	:testbench:error_count	0	(0																				

#### Semi-custom Approximate Adder



#### **Abstract View**

- Detailed Blockage abstract
- Draw blockage manually to mitigate defects of APR tool



#### Floorplan - final Implementation



Size: 710.2 (W) x 730.2 (H)

Challenges:

- Match custom cell boundary to power grid.
- Antenna Issue.
- APR routing challenge.

#### Approximate Adder Accuracy Comparison

Number of Approximate Adder	MSE	PSNR
1	3.53	42.68 dB
2	13.46	36.87 dB
3	41.95	31.94 dB

#### Result

With Adder	A	В	С			
Total Power (mW)	70.753	66.254	63.899			
Area (um^2)	191558.88	182021.76	174057.11			
Frequency (ns)	225.7	225.7	225.7			

State of the Art	Power (mW)	Area (mm <sup>2</sup> )
DCT Core	29.92	0.569

Adder A: RCA with full adders.

Adder B: RCA with LSB 3 bits synthesized approximate adder.

Adder C: RCA with LSB 3 bits customized approximate adder.

#### Reference

[1] M. Jridi, A. Alfalou, "A low-power, high-speed DCT architecture for image compression: Principle and implementation,"
18th IEEE/IFIP VLSI System on Chip Conference (VLSI-SoC), 2010, pp. 304-309.

[2] Y. H. Chen , T. Y. Chang and C. Y. Li , "Highthroughput DA-based DCT with high accuracy error-compensated adder tree" , IEEE Trans. VeryLarge Scale Integr. (VLSI) Syst. , vol. 19 , no. 4 , pp.709 -714 , 2011

[3] V. Gupta, D. Mohapatra, A. Raghunathan and K. Roy, "Low-power digital signal processing using approximate adders", IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1, pp.124-137, 2013

[4] P. Kulkarni, P. Gupta, and M. D. Ercegovac, "Trading accuracy for power in a multiplier architecture," J. Low Power Electron., vol. 7, no. 4, pp.490–501, 2011.

[5] Y. V. Ivanov and C. J. Bleakley, "Real-time h.264 video encoding in software with fast mode decision and dynamic complexity control," ACM Trans. Multimedia Comput. Commun. Applicat., vol. 6, pp. 5:1–5:21, Feb. 2010.